

PD 01W176 CIP

PATENT

**REFLECTIVE AND TRANSMISSIVE MODE MONOLITHIC MILLIMETER
WAVE ARRAY SYSTEM AND IN-LINE AMPLIFIER USING SAME**

K. W. Brown
J. R. Gallivan

**REFLECTIVE AND TRANSMISSIVE MODE MONOLITHIC MILLIMETER
WAVE ARRAY SYSTEM AND IN-LINE AMPLIFIER USING SAME**

REFERENCE TO RELATED APPLICATION

5

This is a continuation in part of U.S. Patent Application Serial No. 10/153,140 filed 05/20/2002 by K. W. Brown *et al.* and entitled **MONOLITHIC MILLIMETER WAVE REFLECTOR ARRAY SYSTEM** (Atty. Docket No. PD 01W176) the teachings of which are hereby incorporated herein by reference and 10 from which priority is hereby claimed.

BACKGROUND OF THE INVENTION

15

Field of the Invention:

This invention relates to power devices. Specifically, the present invention relates to semiconductor power devices.

20

Description of the Related Art:

Techniques have been developed for producing W-band semiconductor power devices (e.g. 50 Ghz to 120 Ghz). For example Gunn and Impatt diode sources have 25 been developed which produce $\frac{1}{4}$ watt of power. However, these sources are very expensive. Indium Phosphide High Electron Mobility Transistor (InP HEMT) amplifiers have been developed which produce 1/10 watt of power. However these devices range from \$10,000 to \$20,000 in cost. Lastly, technologies are being

developed which produce heat with high-frequency microwave beams. These technologies require power in the 100 KW to 1 MV range. However, devices implemented with these technologies (tubes) may cost millions of dollars each.

5 In general, devices implemented with conventional technologies do not generate affordable power in the W-band. In addition, the flexibility of conventional power systems, such as Gunn and Impatt diodes and InP HEMT amplifiers, is limited.

10 Thus, there is a need in the art for a cost effective high power W-band power system. That is, there is a need in the art for a W-band power system that can be inexpensively configured, to provide variable output power levels. Lastly, there is a need for a W-band power system that takes advantage of current semiconductor manufacturing technology to minimize costs.

The above-referenced related U.S. Patent Application Serial No. 10/010,140 filed 05/20/2002 by K.W. Brown *et al.* and entitled MONOLITHIC MILLIMETER WAVE REFLECTOR ARRAY SYSTEM (Atty. Docket No. PD-01W176) addresses this need by providing a monolithic millimeter wave reflect array system. However, there is a further need for a transmissive mode implementation and for a system or method for providing an in-line amplifier using the array.

SUMMARY OF THE INVENTION

15

The need in the art is addressed by the amplifier of the present invention. In the illustrative embodiment, the amplifier includes a monolithic semiconductor substrate and an array disposed on said substrate for coherently receiving and retransmitting electromagnetic energy. In a specific embodiment, the array is implemented with a plurality of cells. Each of the cells includes a dual polarization antenna structure for receiving electromagnetic energy and an amplifier connected thereto.

A reflective mode implementation of the present teachings includes an amplifier comprising an ortho-mode feed and a reflective amplifier array adapted to be illuminated by the feed with an input wavefront with a first polarization and to return thereto an amplified wavefront with a second polarization orthogonal to the 5 first wavefront.

Another novel aspect of the invention derives from the provision of first and second mirrors dual shaped mirrors for illuminating the array with a planar wavefront and converting the reflected planar wavefront to a spherical wavefront.

A transmissive mode implementation of the invention includes an array of unit cells with each unit cell having a receiving antenna and a power amplifier. At least some of the cells have a transmit antenna adapted to send a wavefront in the direction of a received wavefront or in a controlled direction.

BRIEF DESCRIPTION OF THE DRAWINGS

10

Fig. 1 is a schematic diagram of an illustrative embodiment of a monolithic, millimeter-wave, active reflect array implemented in accordance with the teachings of the present invention.

Fig. 2 displays a high-level block diagram of an individual cell of the array of 15 cells of Fig. 1.

Fig. 3 magnified, fragmentary exploded view of a single cell of the array of Fig. 1.

Fig. 4 displays a W-band semiconductor layout of an individual cell of the array of the present invention.

20 Fig. 5 shows a multistage amplifier with a patch antenna for the array of Fig. 1. in accordance with the teachings of the present invention.

Fig. 6 shows an in-line amplifier using a reflection amplifier implemented in accordance with an illustrative embodiment of the present teachings.

Fig. 7 is an alternative embodiment of the in-line amplifier of Fig. 6 by which dual shaped mirrors are used to convert the spherical wavefront from the feed horn into a planar wavefront.

5 Fig. 8 shows an alternative by which the array is implemented as a transmissive array in accordance with an illustrative embodiment of the teachings of the present invention.

Fig. 8a shows a magnified view of a portion of the array of Fig. 8.

Fig. 8b shows a front view of a single cell of Fig. 8b in accordance with an illustrative embodiment of the present teachings.

10 Fig. 8c shows a rear view of the cell of Fig. 8b.

Fig. 9 shows an alternative arrangement utilizing the present teachings with a polarized reflecting element.

Fig. 10 shows an alternate method of implementing an amplifier using a partly reflecting/partly transmissive surface in accordance with the present teachings.

15 Fig. 11 is a block diagram of an alternative embodiment of an individual cell of the array of the present invention.

Fig. 12 is a diagram showing the invention implemented with a small number of phase shifters to provide a beam steering capability in accordance with an alternative embodiment of the present teachings.

20

DESCRIPTION OF THE INVENTION

25 While the present invention is described herein with reference to illustrative embodiments for particular applications, it should be understood that the invention is not limited thereto. Those having ordinary skill in the art and access to the teachings provided herein will recognize additional modifications, applications, and embodiments within the scope thereof and additional fields in which the present 30 invention would be of significant utility.

The present invention is designed to produce high energy density and high power level RF/Millimeter wave radiation using the quasi-optical spatial power of an array of small amplifiers on a solid state wafer. In an illustrative reflective mode implementation, each cell of the array contains a reflection amplifier that receives 5 radiation and retransmits the amplified signal back into the approximate same direction from which it was received. The radiation exiting from the array is physically like a reflection that has been modified by the individual amplifier's characteristics. The exiting amplified radiation leaves the array as a coherent wave front.

10 The individual amplifier elements are fabricated on a monolithic solid state wafer. Rather than being diced into individual amplifiers, the elements are electrically connected together with proper biases and ground levels on the actual solid state wafer or a sub-set of the wafer. This allows an entire array to be fabricated and electrically biased on a typical 3 to 4 inch diameter solid state wafer. When 15 working in the W-Band Millimeter Wave region this could allow on the order of a thousand amplifiers per wafer. Because each solid state amplifier is limited to in the order of 100 mW, the wafer power output would be in the order of 100 watts.

From antenna theory, the array elements need to be small with respect to the wavelength. The amplifiers are built to be 0.5 to 1.0 wavelengths or less in side 20 dimension on the individual array elements. The array element includes antennas of two polarizations, bias and ground wiring and amplifiers. All the elements are fabricated on the solid state wafer.

In the illustrative embodiment, the incident radiation is polarized and the exiting radiation is shifted to an orthogonal polarization. Two patch antennas are used 25 per amplifier. The incident antenna has the same polarization as the incoming radiation to the array and the exiting radiation is in the orthogonal plane relative to the transmit antenna.

Fig. 1 is a schematic diagram of a monolithic, millimeter-wave, active reflect array implemented in accordance with the teachings of the present invention. The 30 array 100 is fed by a conventional low power source 102, which generates incident

energy 104 in the W-band. The array 100 includes a plurality of cells 200 disposed on a monolithic substrate 300. In the illustrative embodiment, the monolithic semiconductor substrate 300 is Indium Phosphide (InP). The monolithic semiconductor substrate 300 is in contact with a cold plate 400 for cooling.

5 Fig. 2 displays a high-level block diagram of an individual cell 200 of the array of cells 100 of Fig. 1. In the preferred embodiment of the present invention, each cell 200 is designed to be small with respect to the wavelength of incident energy directed at the monolithic semiconductor substrate 300. Thus, in the illustrative embodiment, each cell 200 is designed to be 0.5 to 1.0 wavelengths or less 10 in width and height dimensions. Those skilled in the art will appreciate that the present invention is not limited to the dimensions of the cells.

15 As illustrated in Fig. 2, each cell 200 includes a receive patch antenna 204 for receiving incident energy, an amplifier 206 and a transmit antenna 208. The cells 200 are arranged to receive the incident energy 104. The received energy is amplified by 20 the amplifier 206 and retransmitted via the transmit patch antenna 208. The array of cells 106, reflect the incident energy 104 and produce reflected energy 108. In the best mode, the incident energy received by the receive patch antenna 204 has a first polarization relative to the receive antenna 204 and the reflected energy generated by the transmit patch antenna 208 has a second polarization relative to the transmit 25 antenna 208 orthogonal to the first polarization. The reflected energy 108 is reflected in a coherent manner and therefore forms a high power wave front 110 (see Fig. 1). Those skilled in the art will appreciate that the present invention is not limited to the use of patch antennas.

30 In the best mode, the array 100 is optimized for high output power for a given size, high-efficiency and low cost. A noteworthy aspect of the invention is the practical matter in which thousands of low power millimeter amplifiers can be used to produce a high power energy level.

Returning to Fig. 1; to maximize the power output and power density, the power of each element must be maximized. This is accomplished by directly 30 attaching the wafer 300 to the cooling plate 400 to remove heat and reduce the

temperature of the individual amplifiers to a reliable level for the given output. Ideally, the wafers are attached directly to the cold plate with very thin bonding material only so that the cooling heat of the elements is maximized. The interconnect wiring should be efficiently cooled. The cold plate 400 can take several forms such as 5 a heat sink, a thermoelectric cooler or a liquid cooled plate depending on the dynamics of the amplifiers duty cycle without departing from the scope of the present teachings.

Fig. 3 is a magnified, fragmentary exploded view of a single cell of the array of Fig. 1. In general, in the best mode, very thin layers of a solid state substrate are 10 made using materials of as high a thermal conduction as possible. A deposited and etched layer is then added providing all the electrical interconnects, components, amplifiers, and grounding planes. As discussed more fully below, the dual polarization antenna structures are disposed in uppermost layers.

In accordance with an illustrative embodiment of the teachings of the present 15 invention, a monolithic InP substrate 300 is formed in a conventional manner. A first metal layer 304 is then applied to the substrate using conventional fabrication techniques. The first metal layer 304 serves as a DC supply line for the cell 200. A first layer of oxide (not shown) is applied to the first metal layer as an intermediate layer in forming the cell. A second metal layer 306 is then applied. The second metal 20 layer 306 serves as the DC ground of the cell and includes amplifier circuits 206. In addition, the second metal layer 306 serves as an intermediate layer for vias connecting upper layers to the lower metal layer 304 and the substrate 302. A second layer of oxide is applied as a second intermediate layer in forming the cell. Lastly, patch antennas are formed in a third metal layer 310.

25 In the illustrative embodiment, a monolithic Indium Phosphide (InP) semiconductor substrate is used. An epitaxy layer is formed on the substrate to reduce crystalline or contaminate defects. In the illustrative embodiment of the present invention, the substrate dimensions are approximately 4 inches by 4 inches.

The pattern of the amplifier circuit and the antenna circuit included in a cell, 30 are implemented in the substrate with a mask. Each layer of the semiconductor

device is developed using a specific mask. The mask contains the amplifier circuit design and the antenna circuit design elements. Both the amplifier circuit design and the antenna circuit design are formed using pattern generation equipment (e.g. computer graphic circuit design equipment), which is driven by a circuit design database. The mask starts as a design schematic and is then transformed into a layout for implementation in the InP substrate. The finished mask product is referred to as a recticle. The InP substrate is coated with a photoresist material. In a photolithography process, the mask containing the amplifier and antenna design is exposed by a light source, through a lens system, onto the substrate. The mask is then stepped over to the next area of the substrate and the process is repeated until the substrate is completely exposed (e.g. this is often called a step and repeat process).

In the illustrative embodiment, the entire wafer (e.g. 4 inches x 4 inches), or a large sub-section of the wafer (e.g. 0.5" to 0.5"), other wafer fabrication techniques, such as electron beam lithography can also be utilized. While the invention is not limited to any particular fabrication technique, two methods are described here. In a first method, the input and output feeds of a specific circuit are designed such that the output for one mask, physically aligns with the input for a second mask. As a result, after the step and repeat process, the input and output for each circuit on the substrate align and create a single unified circuit that covers the entire substrate.

In a second method, a mask is implemented with a dual mask set. A larger mask, including required power and output connections is etched into the entire substrate. The larger mask is implemented at the proper level in the InP device to facilitate power conduction (e.g. a power line mask). A second, smaller integrated circuit mask, is then used to etch the integrated circuits into the substrate. The second mask is a high resolution mask and is designed so that the integrated circuits from the second mask align with the power line connections etched into the substrate from the first mask.

In addition to the two methods for etching the designs into the substrate, the mask are designed and the stepper function is performed, so that as many cells as possible are placed in series. This allows higher voltages and lower currents to be

used. As a result the final circuit has lower resistive loss, smaller metallic line widths and lower heat generation. An etch process (wet or dry) is used to remove oxide where the photoresist pattern is absent. The photoresist is then stripped off the substrate, leaving the oxide pattern on the substrate. The substrate is then exposed to 5 high temperature to grow an oxide layer.

The oxide acts as a barrier when dopant chemicals are deposited on the surface and diffused into the surface. Alternatively, dopants may be bombarded into the InP surface. The induced ions create regions with different properties. These regions become the source and drain of transistors. A deposition process is performed in 10 which, an opening is made in the oxide to build the transistor's gate region. A thin gate oxide or silicon nitride is deposited through a Chemical Vapor Deposition (CVD) process to act as an insulator between the gate and the InP. This is followed by Physical Vapor Deposition (PVD) or "sputtering" of a conductive polysilicon layer to form the transistor's gate.

15 An oxidation process is performed in which various oxides are grown or deposited to insulate or protect the formed transistors. Deep Field Oxides are grown to isolate each transistor from its adjacent partners. Dielectric isolation oxides are deposited to insulate the transistors from interconnecting layers. Passivation oxides are later deposited on top of completed substrate to protect the surface from damage.

20 Interconnections are made using the photolithography process mentioned above. Contact holes (e.g. vias) are etched down to the transistor regions to establish circuit connections. Metallization is then performed. A layer of a metallic substance such as aluminum is deposited on the surface and down into the via holes. Excess aluminum is etched away after another photolithography process, leaving the desired 25 interconnect pattern. Another layer of dielectric isolation oxide is deposited to insulate the first layer of aluminum from the next. Each step produces surface contours. The surface of the wafer is polished smooth using techniques such as Chemical Mechanical Planarization. The smooth surfaces maintain photolithographic depth of focus for subsequent steps and also ensure that aluminum interconnects don't 30 deform.

Layers are then interconnected. Another set of via holes is etched in the dielectric isolation oxide to enable access down to the layer below. Contact plugs are deposited (often tungsten) into the vias to reach down and make contact to the lower layer. The next layer of aluminum is deposited, patterned and etched. This process is 5 repeated for as many interconnect layers as a required for the design. In the present invention, this repeated process forms a cell by matching and managing the shielding and dielectric properties of the metal and oxide layers.

Fig. 4 displays a W-band semiconductor layout of an individual cell 200 of the array of the present invention. In Fig. 4, the amplifier 206 includes an RF matching network. The RF matching network includes an input matching circuit 402, a transistor/capacitor network 404 and an output matching circuit 406. Direct current (DC) power is fed into the network through a DC supply 408. A first isolation inductor 410, isolates DC power from the RF matching network. A capacitor connected to a ground plane is shown as 412. A DC ground is shown as 418. A 10 second isolation inductor 416, isolates the RF matching network from ground. A second capacitor is shown as 414. The capacitors, 404, 412 and 414, isolate the DC power from the RF power and also isolate the RF input matching network from the RF output matching network.

Fig. 5 shows a multistage amplifier with a patch antenna for the array of Fig. 1 20 in accordance with the teachings of the present invention. In Fig. 5 a first metal layer is shown as 500. The first metal layer 500 serves as the DC supply line for the monolithic semiconductor device. An amplifier network 506 is implemented in the first metal layer 500. A second metal layer 502 is shown. The second metal layer 502, serves as the DC ground for the monolithic semiconductor device. A third metal 25 layer 504 is also shown. A patch antenna 510 is implemented in the third metal layer. The patch antenna 510 may be implemented with a corrugated wideband patch or a two layer corrugated wideband patch. A plurality of vias 512 establishes DC connection between the first metal layer 500, the second metal layer 502 and the third metal layer 504. An input to the patch antenna is shown as 514 and an output from 30 the patch antenna is shown as 516. The amplifier network 506 is designed in series

with respect to the DC power and in parallel with respect to RF signals. It should be noted that both the DC supply (e.g. first metal layer 500) and the DC ground (e.g. second metal layer 502) extend beyond the third metal layer 504, so that when the individual cells are combined to form an array, a single circuit will be established 5 between the cells.

In each individual cell 200, the first metal layer 500 includes an overlapping portion 518. The overlapping portion 518 is implemented to provide a single DC supply to each cell in the array of cells. A second overlapping portion is shown as 10 520. The second metal layer 502 includes the second overlapping portion 520 and is implemented to provide a single DC ground to each cell in the array of cells. As a result, each cell in the array of cells combines to form a single circuit with a single 15 DC supply and a single DC ground.

The energy does not have to be radiated into space but can be used in an in-line amplifier configuration.

15 Those skilled in the art will also appreciate that the array of amplifier elements can be assembled with respect to an array size optimized for fabrication. The array elements can then be tiled onto a cooling plate until enough elements exist to produce needed output power levels.

20 Fig. 6 shows an in-line amplifier using a reflection amplifier implemented in accordance with an illustrative embodiment of the present teachings. The amplifier 600 has an ortho-mode feed 610 having two inputs, a vertical mode connector input 612, which sends or receives a vertically polarized wave, and the other being a horizontal mode port 614 adapted to send or receive a horizontally polarized wave. The ortho-mode feed may be of conventional design and construction. In the 25 illustrative embodiment, the vertical connector serves as a feed input port and the horizontal mode port serves as an output port.

20 The vertically polarized input wave illuminates an array 100 of reflective amplifier cells implemented in accordance with the present teachings. The array is disposed on a cooling plate 400. In the best mode, the plate 400 has channels to allow 30 for the flow of a cooling fluid therethrough. The wave is contained within the walls

of a horn 620. The horn is conductive and may be corrugated in accordance with the present teachings. The wave is received and reflected back down to the ortho-mode feed amplified and collimated with an orthogonal (e.g., horizontal) polarization. The reflected wave is then output via the horizontal output port 614. Thus, in a single 5 integrated unit, an input wave is amplified, collimated and output in a desired polarization.

Fig. 7 is an alternative embodiment of the in-line amplifier of Fig. 6. The embodiment of Fig. 7 offers an improved power distribution on the array via the use of first and second mirrors 712 and 714. The amplifier 700 of Fig. 7 includes an 10 ortho-mode feed 701 having a low power horizontal waveguide input 702 which provides a low power input wave 706. The wave is output by an ortho-mode feed horn 705. In the illustrative embodiment, the input wavefront is a Gaussian illuminated spherical wavefront which reflects off first and second mirrors 712 and 714, respectively. The mirrors are dual shaped mirrors designed to convert the 15 Gaussian tapered spherical wave created by the feed horn 705 into a uniformly illuminated plane-wave in the shape of the reflect array 100. This insures that all of the reflect array unit cells receive the same amount of input power and therefore create the same output power level. Hence, the beam 707 output by the second mirror 714 illuminates the reflect array 100 with a uniformly illuminated planar 20 wavefront. In accordance with the above teachings, the array 100 returns a high power collimated beam 708 with orthogonal polarization (in the illustrative implementation, vertical polarization) to the second and first mirrors 714 and 712 respectively. In the best mode, the dual mirrors 712 and 714 are reciprocal such that the reflected planar wavefront is converted back to a spherical wavefront that is 25 efficiently received by the feed horn 705. Thus, the high power beam 708 reflected by the mirrors is collected by the horn 705 and output via a high power vertically polarized output port 704 thereof.

Fig. 8 shows an alternative by which the amplifier is implemented as a transmissive array in accordance with an illustrative embodiment of the teachings of 30 the present invention. Fig. 8a shows a magnified view of a portion of the array of Fig.

8. Fig. 8b shows a front view of a single cell of Fig. 8b in accordance with an
illustrative embodiment of the present teachings. Fig. 8c shows a rear view of the cell
of Fig. 8b. Fig. 8 shows a portion of a monolithic transmission array amplifier 800
with an array 801 of unit cells 810. The chip is a monolithic semiconductor substrate
5 802 mounted on a heat sink (not shown) with holes 803 therein to accommodate the
radiation of the backward facing antenna. In the partial view of the array of Fig. 8b,
nine of the unit cells are shown. As illustrated in Fig. 8b, each unit cell 810 includes a
receive antenna 812, a power amplifier 814 and a transmit antenna 816 (not shown in
Fig. 8b). The transmit antenna 816 is shown in the rear view of Fig. 8c. In the
10 illustrative embodiment, the receive antenna 812 and the transmit antenna 816 are
patch antennas.

Each unit cell receives a portion of the input wavefront via the receive antenna
thereof. The received signal is amplified and output to the transmit antenna. The
transmit antenna radiates the amplified signal in the direction of the received
15 wavefront. Thus, the wavefront is received, amplified and retransmitted in the same
direction using the embodiment of Fig. 8. Those skilled in the art will appreciate that
by phasing the signals fed to the transmit antennas of the unit cells, using a
conventional beam control system and/or fixed or variable phase shifters (not shown)
or by physically adjusting the pointing angle of the transmit antennas at the time of
20 manufacture or using micro-electro-mechanical devices (MEMS), the direction of the
output beam may be set at the time of fabrication or controlled dynamically per the
requirements of a given application.

Fig. 9 shows an alternative arrangement utilizing the present teachings with a
polarized reflecting element. The arrangement 900 includes a low power source 902,
25 a reflect array 904 implemented in accordance with the present teachings and a
polarized reflecting element 914. The polarized reflecting element 914 could be
implemented with a series of parallel wires or other suitable means known in the art.
The polarized reflecting element 914 is positioned to reflect low power energy 907
from the source 902 of one polarization is reflected to the array 904. Energy from the
30 reflect array 904 of the orthogonal polarization is transmitted by the reflecting

element 914 as a high power beam 908. Thus, the element 914 serves to allow a full power beam 908 to exit the system.

Fig. 10 shows an alternate method of implementing an amplifier using a partly reflecting/partly transmissive surface in accordance with the present teachings. This arrangement 1000 eliminates the need for a low power feed. An array 1002, implemented in accordance with the present teachings, initially emits random signals that illuminate a partially reflective/partly transmissive surface 1004. A portion of the input power is transmitted out the surface 1004 as the output beam 1005 of the system 1000. The remainder is reflected back as beam 1003 onto the array 1002. The spacing 'd' of the elements is set up for an integer number of half wavelengths. This allows the phase locking with time of all elements on the array 1002. The return signal 1003 hits several elements so any slightly higher power tends to move more elements into a phase lock. Thus in effect the amplifier array 1002 becomes its own source. Thus, those skilled in the art will appreciate that a novel aspect of the invention is that a monolithic element is used to maximize the power density. Other elements can be added or surfaces made other than planer in order to optimize or focus the output without departing from the scope of the present teachings.

Fig. 11 is a block diagram of an alternative embodiment of an individual cell of the array of the present invention. In the embodiment of Fig. 11, phase shifters are added to the array 200' to implement beam steering. In the best mode, a variable phase shifter 205' is added between the transmit and the receive antennas 204' and 208' of each element. The amplifier 206' may be positioned before or after the phase shifter 205'. The phase shifters of each element are controlled by a conventional beam controller 207'. The beam controller 207' would be responsive to user input via a conventional interface shown generally at 209'.

In applications in which it may be prohibitively expensive to provide a phase shifter on each element to implement electronic steering in a full phased array with a large number of elements, system phasing and beam steering can be implemented with a smaller number of phase shifters as shown in Fig. 12.

Fig. 12 is a diagram showing the invention implemented with a small number of phase shifters to provide a beam steering capability in accordance with an alternative embodiment of the present teachings. In the embodiment of Fig. 12, a portion of a signal from the in-line amplifier described herein is radiated out into space and part of it is also run into a phase shifter 1201. The phased shifted signal is feed back to the array 1000' via a feedback path 1202 to a distant reflector element such as the surface 1004 in Fig 10. This locks the phase between the two amplifier elements 1203 and 1204. This phase lock process can be repeated for a few more key elements (e.g. 1205, 1206, etc.) to allow the basic axis of possible tilt of the beam to be defined. Each amplifier element would feed back to adjacent elements around them. In part, this would be a leakage term. Thus, when implemented, changing the phase between a few elements far apart would cause all the elements between the two to linearly take a phase between the two. This in effect would allow the control of the few elements to allow beam steering or beam pointing stability.

The monolithic array 1000' would be designed using conventional techniques to have a degree of leakage in amplitude and phase as to allow feed back between elements sufficient for a given application. Having a monolithic amplifier array would allow the tight control and uniformity of elements needed to implement the scheme.

Thus, the present invention has been described herein with reference to a particular embodiment for a particular application. Those having ordinary skill in the art and access to the present teachings will recognize additional modifications, applications and embodiments within the scope thereof.

It is therefore intended by the appended claims to cover any and all such applications, modifications and embodiments within the scope of the present invention.

Accordingly,

WHAT IS CLAIMED IS: